

ABSTRACT

An apparatus and method for testing memory cells comprising coupling a first and a second memory cell to a first and a second bit lines, respectively, reading data from the first and second memory cells through the first and
5 second bit lines, and comparing the voltage levels of the first and second bit lines.

100-1000-0000-0000